

## Low-temperature formation of source-drain contacts in self-aligned amorphous oxide TFTs

**Manoj Nag**<sup>a,b</sup>, **Robert Muller**<sup>a</sup>, **Soeren Steudel**<sup>a</sup>, **Steve Smout**<sup>a</sup>, **Ajay Bhoolokam**<sup>a,b</sup>, **Adrian Chasin**<sup>a,b</sup>, **Kris Myny**<sup>a</sup>, **Sarah Schols**<sup>a</sup>, **Jan Genoe**<sup>a,b</sup>, **Brian Cobb**<sup>c</sup>, **Abhishek Kumar**<sup>c</sup>, **Gerwin Gelinck**<sup>c</sup>, **Y. Fukui**<sup>d</sup>, **Groeseneken Guido**<sup>a,b</sup> and **Paul Heremans**<sup>a,b</sup>


<sup>a</sup>imec, Kapeldreef 75, 3001 Leuven, Belgium, Tel: +32 16 28 1700, E-mail: manoj.nag@imec.be

<sup>b</sup>ESAT, Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, 3001 Leuven, Belgium.

<sup>c</sup>Holst Centre, High Tech Campus 31, 5656 AE Eindhoven, The Netherlands.

<sup>d</sup>Device Solutions Center, Panasonic Corporation, Moriguchi, Japan.

In future display backplanes the increased resolution requirements (4k2k) and frame-rate (120Hz) demands low parasitic capacitance and high speed switching thin-film transistors (TFTs). Amorphous oxide semiconductors (AOSs) TFTs with large gate-source/drain (S/D) overlap like in conventional etch-stop-layer (ESL) and back-channel-etch (BCE) configuration are less suitable. Self-Aligned (SA) device configuration is preferred. The S/D region conductivity enhancement is one of the major challenges in this configuration. Various integration techniques have been reported to enhance the conductivity of these S/D regions i.e. implant (B and P), UV illumination, metal-reduction (Ti and Al) and plasma treatments (Ar and H<sub>2</sub>) [1-5]. In this study, we demonstrated high performance SA TFTs with amorphous-Indium-Gallium-Zinc-Oxide (a-IGZO) semiconductor whereby the S/D regions are reduced with Calcium (Ca) for conductivity enhancement [6]. Compared to Ti and Al, Ca is more reactive, rendering the a-IGZO conductive at lower temperatures. Moreover, the formed CaO can simply be removed by water, making device integration simpler. TFTs were made on glass substrate with a barrier layer on it [7]. In the first step a-IGZO is deposited and patterned and then the gate stack (200nm SiO<sub>2</sub> /100nm Mo) is formed. This is followed by Ca treatment as mentioned in Ref. 6. The reduction of exposed a-IGZO occurs during Ca annealing step. In the next step an interlayer stack of a barrier/200 nm PECVD SiO<sub>2</sub> was deposited. Post interlayer stack deposition, via and then S/D metal (100 nm Mo) were patterned, which followed by a final anneal. All process steps stayed below a thermal budget of 250°C. The TFTs show excellent electrical performance, with field-effect mobility of ~11.0 cm<sup>2</sup>/(V.s), sub-threshold slopes of 0.4 V/decade and off-currents < 1.0 pA and also nicely scale with channel spacing (SP) as shown in Fig. 1 below. We compared Ca treated a-IGZO sheet resistance to H<sub>2</sub> (Si<sub>x</sub>N<sub>y</sub> Interlayer) and Ar plasma treated a-IGZO sheet resistance and observed that Ca treated a-IGZO sheet resistance equals to 0.7 kΩ/□ compared to 0.8 kΩ/□ for H<sub>2</sub> plasma treated and 1.1 kΩ/□ for Ar plasma treated.



**Fig 1. (a) Cross-sectional view, (b) transfer ( $V_{GS}/I_{DS}$ ) characteristics dependence on spacing 'SP' scaling, (c) output ( $V_{DS}/I_{DS}$ ) characteristics of SA TFTs.**

### Acknowledgement

This work was carried out at imec, Belgium and Holst Centre, Netherlands.

### References

1. Z. Ye, L. Lu, and M. Wong, IEEE Transactions On Electron Devices, Vol. 59, No. 2, p. 393-397, 2012.
2. A. D. Mourey, D. A. Zhao, and T. N. Jackson, IEEE Electron Device Letters, Vol. 31, No. 4, p. 326-328, 2010.
3. N. Morosawa, Y. Ohshima, M. Morooka, T. Arai and T. Sasaoka, Vol. 42, 479-482, SID 2011.
4. N. Morosawa, M. Nishiyama, Y. Ohshima, A. Sato, Y. Terai, K. Tokunaga, J. Iwasaki, K. Akamatsu, Y. Kanitani, S. Tanaka, T. Arai and K. Nomoto, Vol. 44, p. 85-88, SID 2013.
5. M. Nag, K. Myny, S. Schols, P. Vicca, T. H. Ke, S. Smout, M. Willegems, M. Ameys, A. Bhoolokam, R. Muller, B. Cobb, A. Kumar, J. -L. Steen, T. Ellis, G. Gelinck, J. Genoe, P. Heremans and S. Steudel, SID 2014 Proceeding (Accepted).
6. R. Muller, Patent no. WO2013167374 A1.
7. F. M. Li, S. Unnikrishnan, P. Weijer, F. Assche, J. Shen, T. Ellis, W. Manders, H. Akkerman, P. Bouten and T. Mol, p. 199-202, SID 2013 Digest.